Form 1449*	Atty. Docket No.: 884.400US1	Serial No. ~~Unknown~~ 09/873557
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)	Applicant: Amaresh Pangal et al.	
	Filing Date: Herewith	Group: ~~Unknown~~

U.S. PATENT DOCUMENTS

**Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
_____	5,764,089	06/09/1998	Partovi, H., et al.	327	200	08/30/96
_____	5,898,330	04/27/1999	Klass, E.F.	327	210	06/03/97
_____	5,900,759	05/04/1999	Tam, K.W.	327	201	06/26/97

FOREIGN PATENT DOCUMENTS

**Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation Yes	Translation No

OTHER DOCUMENTS

**Examiner Initial	(Including Author, Title, Date, Pertinent Pages, Etc.)
CD	Beaumont-Smith, A., et al., "Reduced Latency IEEE Floating-Point Standard Adder Architectures", Proceedings of the 14th IEEE Symposium on Computer Arithmetic, 8 pgs., (1998)
CD	Even, G., et al., "On the Design of IEEE Compliant Floating Point Units", IEEE Transactions on Computers, Vol. 49, 398-413, (May 2000)
CD	Goto, G., et al., "A 54 X 54-b Regularly Structured Tree Multiplier", IEEE Journal of Solid-State Circuits, Vol. 27, 1229-1236, (Sept. 1992)
CD	Ide, N., et al., "2.44-GFLOPS 300-MHz Floating-Point Vector-Processing Unit for High-Performance 3-D Graphics Computing", IEEE Journal of Solid-State Circuits, Vol. 35, 1025-1033, (July 2000)
CD	Klass, F., "Semi-Dynamic and Dynamic Flip-Flops with Embedded Logic", Proceedings of the Symposium on VLSI Circuits, Digest of Technical Papers, Honolulu, HI, IEEE Circuits Soc. Japan Soc. Appl. Phys. Inst. Electron., Inf. & Commun. Eng. Japan, pp. 108-9, (1998)
CD	Lee, K.T., et al., "1 GHz Leading Zero Anticipator Using Independent Sign-Bit Determination Logic", 2000 Symposium on VLSI Circuits Digest of Technical Papers, 194-195, (2000)
CD	Partovi, H., et al., "Flow-Through Latch and Edge-Triggered Flip-Flop Hybrid Elements", Proceedings of the IEEE International Solid-State Circuits Conference, Digest of Technical Papers and Slide Supplement, NexGen Inc., Milpitas, CA, 40 pgs., (1996)

Examiner	Date Considered 9/14/04

*Substitute Disclosure Statement Form (PTO-1449)

**EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Form 1449*	Atty. Docket No.: 884.400US1	Serial No. 09/873,557
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)	Applicant: Amaresh Pangal et al.	
	Filing Date: June 4, 2001	Group: ~~2121~~ 2124

U.S. PATENT DOCUMENTS

**Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate

FOREIGN PATENT DOCUMENTS

**Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation Yes	Translation No

OTHER DOCUMENTS

**Examiner Initial	(Including Author, Title, Date, Pertinent Pages, Etc.)
CD	Elguibaly, F., "A Fast Parallel Multiplier-Accumulator Using the Modified Booth Algorithm", IEEE Transactions on Circuits and Systems -- II : Analog and Digital Signal Processing, 47 (9), pp. 902-908, (Sept. 2000)
CP	Hokenek, E., et al., "Second-Generation RISC Floating Point with Multiply - Add Fused", IEEE Journal of Solid-State Circuits, 25 (5), pp. 1207-1213, (1990)
CP	Luo, Z., et al., "Accelerating Pipelined Integar and Floating-Point Accumulations in Configurable Hardware with Delayed Addition Techniques", IEEE Transactions on Computers, 49 (3), 208-218, (March 2000)
CD	Panneerselvam, G., et al., "Multiply-Add Fused RISC Architectures for DSP Applications", IEEE Pac Rim, pp. 108-111, (1993)

Examiner	Date Considered 9/14/04

*Substitute Disclosure Statement Form (PTO-1449)

**EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.